MindMap Gallery The structure and principle of the second unit of the microcontroller 80c51
This is a mind map about the structure and principles of 80c51, including the internal structure and pin functions of 80c51, the CPU of 80c51, the memory organization of 80c51, etc.
Edited at 2024-03-13 19:04:34This is a mind map about bacteria, and its main contents include: overview, morphology, types, structure, reproduction, distribution, application, and expansion. The summary is comprehensive and meticulous, suitable as review materials.
This is a mind map about plant asexual reproduction, and its main contents include: concept, spore reproduction, vegetative reproduction, tissue culture, and buds. The summary is comprehensive and meticulous, suitable as review materials.
This is a mind map about the reproductive development of animals, and its main contents include: insects, frogs, birds, sexual reproduction, and asexual reproduction. The summary is comprehensive and meticulous, suitable as review materials.
This is a mind map about bacteria, and its main contents include: overview, morphology, types, structure, reproduction, distribution, application, and expansion. The summary is comprehensive and meticulous, suitable as review materials.
This is a mind map about plant asexual reproduction, and its main contents include: concept, spore reproduction, vegetative reproduction, tissue culture, and buds. The summary is comprehensive and meticulous, suitable as review materials.
This is a mind map about the reproductive development of animals, and its main contents include: insects, frogs, birds, sexual reproduction, and asexual reproduction. The summary is comprehensive and meticulous, suitable as review materials.
80c51 structure and principle
Internal structure and pin functions of 80c51
80c51 internal structure
cpu module
memory module
I/O interface module
Resource configuration of 80c51 typical products
The difference between enhanced and basic
Different configuration modes of on-chip ROM
80c51 typical product packaging and pin functions
Power and clock pins
Vcc
Vss
XTAL1
XTAL2
control pin
RST/VPD
ALE/PROG reverse
EA/Vpp
PSEN anti
Parallel I/O pins
80c51 cpu
CPU functional unit
operator
Arithmetic/logical operation unit ALU
Accumulator ACC
Register B
scratchpad
Program status word register PSW
controller
Program CounterPC
Instruction register IR
Decoding and control logic
other
data pointer DPTR
Stack pointer SP
CPU clock
Clock generation method
80c51 clock signal
Reset of 80c51 microcontroller
reset circuit
State after reset
80c51 memory organization
Program memory configuration of 80c51
Selection of on-chip and off-chip program memory
When the EA pin is connected to high level, instructions are fetched from the on-chip program memory.
When the EA pin is connected to low level, instructions are fetched from the off-chip program memory.
Several special locations at the lower end of program memory
0000H: MCU reset entry address;
0003H: Interrupt service routine entry address of external interrupt 0
000BH: Timer/Counter 0 overflow interrupt service routine entry address
0013H: Interrupt service routine entry address of external interrupt 1;
001BH: Timer/Counter 1 overflow interrupt service routine entry address;
0023H: Serial port interrupt service routine entry address;
002BH: Enhanced microcontroller timer/counter 2 overflow or T2EX negative transition interrupt service program entry address
Instruction code in program memory and observations
80c51 data memory configuration
working register area
bit addressing area
General RAM area
Special function register of 80c51
80c51 minimal system
Minimal system hardware components
Minimal system adds simple I/O devices
80c51 parallel port
p0, p2 port structure
The structure of P0 port
When the P0 port is used as a general-purpose I/O port, it is a quasi-bidirectional port. read, modify, write
Used as address/data bus (C=1) It's a true two-way mouth
Structure of P2 port
It is used as a general-purpose I/O port and is a quasi-bidirectional port.
Used as address bus (c=1)
Structure of P1 and P3 ports
P1 mouth structure
It is a general-purpose quasi-bidirectional I/O port.
Structure of P3 port
When used as a general-purpose I/O port, it is a quasi-bidirectional port.
Use as a second function